

## General Purpose GPU Programming (2)

Advanced Operating Systems Lecture 15

## Lecture Outline

- Programming models (cont'd)
  - Heterogenous virtual machines
- Discussion
- Hybrid and alternative architectures

## Heterogeneous Virtual Machines

- Multi-kernel and offload models problematic:
  - Heterogeneous multi-kernel model is conceptually simple, but not a good fit for modern hardware
  - Heterogenous offload processors are widely used:
    - But have high cognitive overhead on programmers, due to SIMD programming model
    - Have a complex and high-overhead offload process, exposing too many low-level details
    - Are difficult to reason about and debug
- Can a heterogeneous virtual machine (VM) model hide some complexity?
  - Rather than expose details of the heterogeneous processor and offload process, hide offload complexity in a virtual machine?
  - Can a JIT compiler translate regular code to fit programming model of the heterogenous offload processor?


# Heterogeneous VM Programming Model


- Write in high-level language targeting VM, ignoring the distinction between processor cores
  - High-level code desirable specify what needs to be done, leaving how to the VM and/or run time libraries
  - The VM can implement operations differently depending on the processor architecture targeted

#### Let the VM handle the offload


- The VM can query and setup the heterogenous processor code, exposing only a high-level API (if any) to the programmer
- The VM can JIT compile code for different processor architectures
- Pushes complexity onto the VM simple for application programmer
- Requires close integration of JIT and VM with operating system kernel

# Example: Hera JVM





(a) The architecture of the Cell processor.



(b) An SPE core's memory subsystem.

R. McIlroy and J. Sventek, "Hera-JVM: A Runtime System for Heterogeneous Multi-Core Architectures", Proc. ACM OOPSLA Conference, October 2010. DOI:10.1145/1869459.1869478

- A JVM for the Cell processor, can offload methods from PPE to SPE cores
  - JIT compilation; methods compiled for appropriate core based on runtime code placement algorithm
  - Data caching: SPE memory is not cache coherent; data cached on SPE when method starts; cache flushed at synchronisation points, following Java memory model
  - Methods copied to SPE memory in their entirety;
     migration onto the SPE causes an entire method,
     and any methods it calls, to run on the SPE
  - Garbage collector understands both architectures, and the caches on the SPEs
  - Hard to decide which methods to migrate to SPE:
    - Explicit annotations (@RunOnSPECore, @RunOnPPECore) work, but place high overhead on programmer
    - Behaviour hints (@ArithmeticCode, @ObjectAccessCode, @LargeWorkingSet) allow the JVM runtime to automatically migrate methods to the SPEs, but are suboptimal
    - Optimal solution is an open problem
  - Poor performance, since cannot make effective use of vector instructions on SPE cores

# Limitations of Heterogenous VM Model

- Hera JVM shows high-level languages often not a good fit for heterogenous offload processors
  - Example: JVM cannot express SIMD-style array processing operations, encourages conditional execution, imperative code, and mutable state – opposite of what is needed for good GPU code
  - But, GPU-optimised language would perform poorly on general-purpose CPUs, with small number of cores optimised for imperative code
- Automatically extracting parallelism hasn't been an effective approach
  - Difficult for a single processor architecture
  - Offload to heterogenous cores only complicates problem, due to need to manage offload overhead

### Discussion

#### Offload to slave processor model is common

- Hard for programmer, but gives good performance
- Main kernel treats the GPU as a resource, that can be claimed by a process, and managed as any other resource
- Effective, but overly complex programming model

#### Abstraction via virtual machine conceptually clean

- In principle, allows transparent offload of work from main processor to subordinate processors such as GPUs
- Difficult in practice: applications written without account for the different processor types and capabilities, and don't aid the runtime; insufficient information for the runtime to effectively offload work – likely inefficient
- Straight forward programming model, but not effective

# Hybrid Architectures

- Can we wrap a device-specific programming model in the virtual machine, alongside a general purpose language?
  - Add types that represent SIMD-style operations, so giving the VM hints when to offload, and also easing programming model
  - Explicit model of device-specific operations, and control over when they execute
- Virtual machine hides low-level details
- High-level model coding SIMD-style operations in type system – eases programming

## Example: Accelerator

- Extension to C# to provide dataparallel arrays with GPU offload
  - Support operations such as conversion to/from standard arrays, element-wise arithmetic, reductions, transformations, and matrix algebra
  - Data parallel arrays are lazy, and don't compute their value until converted back to a standard array
  - Lazy evaluation helps efficiency: runtime JIT compiles all operations on a single data parallel array at once, and passes to the GPGPU for execution as a single block
- Similar model to OpenCL, except the complexity of managing the GPU is pushed onto the VM
  - Programming model is very similar, and there is similar control over when code executes on the GPU

```
static float[,] Blur(float[,] array, float[] kernel) {
  float[,] result;
  DFPA parallelArray = new DFPA(array);

FPA resultX = new FPA(0f, parallelArray.Shape);
  for (int i = 0; i < kernel.Length; i++) {
    int[] shiftDir = new int[] { 0, i};
    resultX += PA.Shift(parallelArray, shiftDir) * kernel[i];
  }

FPA resultY = new FPA(0f, parallelArray.Shape);
  for (int i = 0; i < kernel.Length; i++) {
    int[] shiftDir = new int[] { i, 0 };
    resultY += PA.Shift(resultX, shiftDir) * kernel[i];
  }

PA.ToArray(resultY, out result);
  parallelArray.Dispose();
  return result;
}</pre>
```

D. Tarditi, S. Puri, and J. Oglesby, "Accelerator: using data parallelism to program GPUs for general-purpose use", Proc. ACM ASPLOS, October 2006, DOI:10.1145/1168857.1168898

### Discussion

- Embedding lazy SIMD operations in types eases programming burden
  - Restricted set of operations can be performed in parallel, on appropriate array types – rough match to hardware features
  - Only exploits functional SIMD operations no flexibility for conditional processing, even if hardware allows
  - Lazy operation can be confusing to programmers when does the offload and computation occur? – but less complex than OpenCL-style model
- Considerable complexity pushed into VM
  - Good performance needs effective operation of lazy JIT compilation in VM
  - Opaque, and difficult to tune

### **Future Directions**

- Heterogeneous offload model (e.g., OpenCL) is the only effective solution to date
  - Heterogenous VM offers poor performance too big a mismatch between VM language and GPGPU hardware
  - Hybrid model has potential, but opaque to tuning, and limited functionality

#### Future directions:

- Higher-level APIs for offload management?
- DSLs for programming SIMD-style hardware a minimal pure functional language, with data parallel arrays as main datatype, but link compatible with C++, to replace OpenCL?

# Further Reading

 D. Tarditi, S. Puri, and J. Oglesby, "Accelerator: using data parallelism to program GPUs for general-purpose use", Proc. ACM ASPLOS, San Jose, CA, USA, October 2006, DOI:10.1145/1168857.1168898

#### Accelerator: Using Data Parallelism to Program GPUs for General-Purpose Uses

David Tarditi Sidd Puri Jose Oglesby

Microsoft Research

(standiti ciddowi iggeogl) @piggeogle.com

#### Abstrac

GPUs are difficult to program for general-purpose uses. Programmers can either learn graphics APIs and convert their applications to use graphics pipeline operations on they can use stream programming abstractions of GPUs. We describe Accelerator, a system that uses data parallelism to program GPUs for general-purpose uses described and the stream of the stream of

niques]: Concurrent Programming—Parallel Programming; D.3
[Programming Languages]: Processors—Compilers

General Terms Measurement, Performance, Experimentati Languages

Keywords Graphics processing units, data parallelism, justtime compilation

#### . Introduction

Highly programmable graphics processing units (GPUs) became available in 2001 [10] and have evolved rapidly since then [15]. GPUs are now highly parallel processors that deliver much higher floating-point performance for some workfoads than comparable CPUs. For example, the ATI Radon x1900 processor has 48 pixel sadder processors, each of which is enable of 4 floating-point operations per cycle, at a clock speed of 650 MHz. It has a peak floating-point performance of over 250 GFLOPS using single-precision floating-point members, counting multiply-adds as two FLOPs. GPUs have an explicitly parallel programming model and

termission to make digital or hard copies of all or part of this work for personal bacroom use it granted without fee provided that copies are not made or distribute or profit or commercial advantage and that copies bear this notice and the full citation that grant g

ASPLOS'06 October 21–25, 2006, San Jose, California, USA.

their performance continues to increase as transistor counts in-

The performance available on GPUs has led to interest in using GPUs for general-purpose programming [16, 8]. It is difficult, however, for most programmers to program GPUs for general-purpose uses.

In this paper, we show how to use data parallelism to program PDUS for general-purpose uses. We start with a conventional in cerative language, C# (which is similar to Java). We provide a 1 arrays, no supects of GPUs are exposed to programmers. The 1 arrays can be data-parallel operations using a GPU; all other perations are evaluated on the CPU. For efficiency, the librar cose not immediately perform data-parallel operations. Instead, uilds a graph of desired operations and compiles the operations of cannal to GPU pixel shader code and API calls.

ucination to OFO pixel stander code ann APT cains.

Data-parallel arrays only provide aggregate operations over entire input arrays. The portarions are a subset of those found in languages like APT, and include element-wise arithmetic and comparison operators, reduction operations (such as sum), and transitsion on arrays. Data-parallel arrays are functional: each operation produces a new data-parallel array. Programmers must explicitly convert back and forth between conventional arrays and
data-parallel arrays. The lazy compilation is typically done when
a program converts a data-parallel array to a normal arrays to a

Compiling data-parallel operations lazily to a GPU allows us implement the operations efficiently: the system can avoid reing large numbers of temporary data-parallel arrays and optim the creation of pixel shaders. It also allows us to avoid exposi-GPU details to programmers: the system manages the use of GI resources automatically and amortizes the cost of accessing grapics APIs. Compilation at run time also allows the system to ham only the compilation of the property of the control of the model's.

models. We have implemented these ideas in a system called Accelator. We evaluate the effectiveness of the approach using a set benchmarks for compute-intensive tasks such as image processi and computer vision, run on several generations of GPUs from be ATI and NVidia. We implemented the benchmarks in hand-writt pixel shader assembly for GPUs, CB using Accelerator, and C++1 the CPU. The CP programs, including complation overhead, a typically within 2xof the speed of the hand-written pixel shad programs, and sometimes exceed their speeds. The CPP programs like the hand-written pixel shader programs, often outperform t C++ programs (by up to 18x).

C++ programs (by up to 18%).
Prior work on programming GPUs for general-purpose uses e
ther targets the specialized GPU programming model directly,
provides a stream programming abstraction of GPUs. It is difcult to target the GPU directly. First, programmers need to lea
the graphics programming model, which is specialized to the set

325